Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and device for debugging FPGA (field programmable gate array) in MCU (microprogrammed control unit) chip

A chip and flash memory chip technology, applied in the detection of faulty computer hardware, functional inspection, etc., can solve the problems of MCU chip failure, logic function can not function normally, FPGA can not be used and so on

Active Publication Date: 2014-09-17
GIGADEVICE SEMICON (BEIJING) INC
View PDF3 Cites 15 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, when the FPGA with the corresponding functions programmed is integrated on the MCU chip, the FPGA may not be able to perform its corresponding functions, and the data information may be wrong. When the data information is wrong, the FPGA will not work normally. The logical functions of the FPGA cannot be played normally, and the MCU chip integrated with the FPGA will also fail, resulting in the unusability of the FPGA and poor stability of the FPGA.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and device for debugging FPGA (field programmable gate array) in MCU (microprogrammed control unit) chip
  • Method and device for debugging FPGA (field programmable gate array) in MCU (microprogrammed control unit) chip
  • Method and device for debugging FPGA (field programmable gate array) in MCU (microprogrammed control unit) chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0093] In order to make the above objects, features and advantages of the present invention more comprehensible, the present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0094] refer to figure 1 , shows a structural diagram of a micro control unit MCU chip integrating a field programmable gate array FPGA module of the present invention.

[0095] like figure 1 As shown, the MCU chip is integrated with a field programmable gate array FPGA module, and the MCU chip also includes:

[0096] CPU, system bus, chip IO control module and clock reset module, wherein,

[0097] The CPU and the FPGA module are respectively connected to the system bus; the clock reset is interconnected with the FPGA module;

[0098] In practical applications, the CPU (Central Processing Unit, central processing unit) is generally an IP core (Intellectual Property Core, intellectual property core). The so-called IP core is gen...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention provides a method and a device for debugging an FPGA (field programmable gate array) in an MCU (microprogrammed control unit) chip. The FPGA module is integrated into the MCU chip. The FPGA module comprises an FPGA device; the method comprises the steps of writing preset hardware description information and IO distribution information into the FPGA device; generating a corresponding software drive program according to the hardware description information; configuring IO pins of the FPGA device according to the IO distribution information; loading the software drive program into the MCU chip; performing system reset on the MCU chip and executing the software drive program. The right use of the FPGA in the MCU chip can be ensured, when data information has errors, the errors can be timely found and solved, so the FPGA can be normally used and the stability of the FPGA is improved.

Description

technical field [0001] The invention relates to the technical field of integrated circuits, in particular to a method for debugging FPGA in an MCU chip and a device for debugging FPGA in the MCU chip. Background technique [0002] With the continuous improvement of integrated circuit technology, field programmable gate array FPGA (Field-Programmable Gate Array) appears as a semi-custom circuit in the field of application-specific integrated circuit (ASIC, Application-Specific Integrated Circuit), the logic block of FPGA And the connection can be changed according to the user's needs, and the logic blocks inside the FPGA can be connected through editable connections, so the FPGA can complete the required logic functions. [0003] Due to the extremely high flexibility of FPGA, MCU (Micro Control Unit, Micro Control Unit) chip manufacturers hope to integrate FPGA into MCU chips to solve the contradiction of different functional requirements of MCU chips in different application...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/26
Inventor 王南飞李宝魁
Owner GIGADEVICE SEMICON (BEIJING) INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products