Intensive data frame queue controller and control method

Abstract

The invention relates to a controller and a controlling method for intensive data frame queues. The controller for the intensive data frame queues comprises an FIFO used for storing initial addresses of all data orderly, a sharing storage source double-port storer used by a storer to store the length and the content of data frames and dedicated control logic used for realizing data frame queue control management, wherein the FIFO and the double-port storer are connected with the dedicated control logic respectively. The controller and the controlling method for the intensive data frame queues can realize tight storage and array of data frames, can improve the utilization rate of limited storage resources, effectively solve the bottleneck problems of resource storage, are favorable to realizing a high-performance interchanger and communication ports on the basis of an existing FPGA chip and can reduce hardware designing difficulty and cost.

Description

technical field [0001] The invention belongs to the technical field of computer control, and relates to an intensive data frame queue controller and a control method, in particular to an intensive data frame queue controller and a control method for data frame queue management in switches and communication nodes. Background technique [0002] In the design of high-speed communication systems, in order to ensure the transmission efficiency and communication service quality of the system, it is necessary to use a large number of storage resources to store data frames in switches and communication nodes to alleviate the mismatch between communication interfaces and upper-layer processing access rates. [0003] The hardware design of the communication system is often implemented by FPGA programmable devices, but due to the limitation of the chip process, the internal storage resources of the FPGA are limited, so the FPGA storage resources become the bottleneck restricting the des...

AI Technical Summary

Problems solved by technology

[0005] In order to solve the above-mentioned technical problems existing in the background technology, the present invention provides a kind of close memory arrangement that can realize data frame, can improve the limited storage resource utilization rate, solve the bottleneck problem of storage resource effectively, be beneficial to in the existing FPGA chip Based on the realization of high-performance switches and communication interfaces, as well as an intensive data frame queue controller and control method that can reduce the difficulty and cost of hardware design

Images