Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for designing multibus test platform based on VPX

A test platform and multi-bus technology, applied in the field of communication, can solve the problems of time and cost increase, low economy, different test platforms, etc., and achieve the effect of strong practicability

Active Publication Date: 2014-03-26
AVIC NO 631 RES INST
View PDF4 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In traditional design, bus interface products generally use low-speed backplane interconnection, because different application backgrounds lead to different test platforms, and a single device implementation method increases time and cost, and the economy is extremely low

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for designing multibus test platform based on VPX
  • Method for designing multibus test platform based on VPX
  • Method for designing multibus test platform based on VPX

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] see Figure 1-3 , the present invention is a kind of multi-bus test platform system based on VPX, comprises motherboard 2, the processor 1 that is connected with motherboard 2 and adapter board group; Motherboard 2 includes a PCIE interface that is connected with processing; Also includes at least A PCIE interface connected to the transfer board group and at least one PCI interface connected to the transfer board group; the transfer board group includes at least one transfer board; the transfer board includes an inter-board connector group and a backplane connector group; the board The inter-board connector group includes the first inter-board connector 3, the second inter-board connector 4, the third inter-board connector 5, and the fourth inter-board connector 6; the backplane connector group includes the first backplane connector 7, the second inter-board connector Two backplane connectors 8 and a third backplane connector 9; the first inter-board connector 3 and the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a multibus test platform system based on a VPX. The multibus test platform system based on the VPX comprises a mother board, a processor connected with the mother board and an adapter plate set. The mother board comprises a PCIE interface connected with the processor. The multibus test platform system is a one-to-many standard and integrated multibus test platform system.

Description

technical field [0001] The invention belongs to the communication field and relates to computer hardware technology, in particular to a multi-bus test platform system in an embedded system. Background technique: [0002] With the continuous development of bus technology, the interface form of equipment in military embedded systems has gradually developed from traditional parallel bus to serial bus, from low bandwidth to high bandwidth, and there are cases where high-speed interfaces and low-speed interfaces are used together. [0003] In traditional designs, bus interface products generally adopt low-speed backplane interconnection, because different application backgrounds lead to different test platforms, and a single device implementation method increases time and cost, and the economy is extremely low. Due to the comprehensive application of high-speed serial bus, the demand for supporting high-speed serial bus equipment testing and experimentation is more urgent. [00...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/40
Inventor 李键黄韬邓发俊张利洲冯晓东雷宇宏
Owner AVIC NO 631 RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com