Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

System for unified configuration and management of FPGA chip in equipment

An in-device and chip technology, which is applied in the system field of unified configuration and management of FPGA chips in the device, can solve problems such as low configuration efficiency, and achieve the effect of improving efficiency and improving configuration efficiency.

Inactive Publication Date: 2009-07-22
SHENZHEN LANDWIND IND
View PDF0 Cites 38 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] The technical problem to be solved by the present invention is to provide a system and method for unified configuration and management of the FPGA chip in the device, which overcomes the defect that the prior art can only configure a single FPGA chip and the configuration efficiency is low

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System for unified configuration and management of FPGA chip in equipment
  • System for unified configuration and management of FPGA chip in equipment
  • System for unified configuration and management of FPGA chip in equipment

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment approach

[0038] Flash

[0039] Such as figure 2As shown, the Flash is used to store configuration information of the FPGA chip and configuration data of the FPGA chip. Therefore, we divide the storage space of the Flash into two areas, one of which is used to store the configuration information of the FPGA chip, called the information area; the other area is used to store the configuration data of the FPGA chip, called the data area.

[0040] The beginning part of the information area stores the configuration flag bit, which is used to indicate whether the CPLD needs to wait for the command of the microprocessor before starting to configure the FPGA chip. If the configuration flag bit=0xAA, then the CPLD need not wait for the configuration command of the microprocessor, as long as it obtains the bus control right of the Flash, the configuration of the FPGA chip can be started; if the configuration flag bit=0x55, the CPLD must wait for the configuration command of the microprocessor ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a system for unified configuration and management of FPGA chips inside equipment. The system comprises a configuration and management logic component and at least one field programmable gate array (FPGA) chip, wherein the configuration and management logic component is connected with the FPGA, and comprises a microprocessor, a nonvolatile memory and a complex programmable logic device (CPLD) which are connected with each another; the CPLD is connected with the FPGA; and the configuration and management logic component is used to realize the configuration of one or more pieces of the FPGA in a serial mode or a parallel mode. The system realizes unified configuration and management of the FPGA chips inside the equipment and greatly increases the configuration efficiency of the FPGA chips inside the equipment, thereby increasing equipment efficiency during use and maintenance.

Description

technical field [0001] The invention relates to the technical field of embedded systems, in particular to a system for unified configuration and management of FPGA chips in equipment. Background technique [0002] Modern ultrasonic Doppler diagnostic instruments increasingly use FPGA (Field Programmable Gate Array, Field Programmable Gate Array), usually more than one FPGA chip. However, the FPGA chip based on the SRAM (Static RAM, static random access memory) process needs to be configured after each power-on. Usually, the configuration file of the FPGA chip is loaded by an external dedicated EPROM. This traditional configuration method is adopted when the function of the FPGA chip is relatively stable. This method is impractical and inconvenient when the system design requires high configuration speed, large capacity, maintenance and remote upgrade. [0003] When the FPGA chip is working normally, the configuration data is stored in the SRAM unit, and this SRAM unit is a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): A61B8/00
Inventor 蒋颂平黄嘉熙李春彬兰海
Owner SHENZHEN LANDWIND IND
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com