Chip and method for reusing pins of chip
A pin and chip technology, applied in the field of chip and pin reuse, can solve problems such as unfavorable chip application innovation, difficult to meet the special needs of applications, product application system cloning, etc., to avoid product application defects and broaden product applications. Scope, the effect of protecting the product application system
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0028] Such as figure 1 As shown, in this embodiment, a chip 10 is provided, which includes a plurality of internal function interfaces 101 , a plurality of common chip pins 102 , a pin redefinition module 103 and a non-volatile memory 104 . The internal function interface 101 is an internal interface for input and output signals of internal circuits of the chip. The general pin 102 of the chip is used to provide an external interface for input and output signals of the internal circuit of the chip. The number of general-purpose pins 102 of the chip is less than the number of internal functional interfaces 101 of the chip. The multiple internal function interfaces 101 are connected to the multiple common chip pins 102 through the pin redefinition module 103 . The pin redefinition module 103 is implemented by a programmable circuit, and is used for mapping the multiple internal function interfaces 101 to the multiple chip common pins 102 according to a preset pin redefinition...
Embodiment 2
[0034] Such as Figure 4 As shown, in this embodiment, a chip 40 is provided, which includes a plurality of internal function interfaces 401 , a plurality of common chip pins 402 and a pin redefinition module 403 . The internal function interface 401 is an internal interface for input and output signals of internal circuits of the chip. The common pin 402 of the chip is used to provide an external interface for input and output signals of the internal circuit of the chip. A first part of the multiple internal function interfaces 401 is connected to a first part of the multiple chip common pins 402 in a one-to-one correspondence to form pins with fixed functions. A second part of the multiple internal function interfaces 401 is connected to a second part of the multiple chip common pins 402 through the pin redefinition module 403 .
[0035] The pin redefinition module 403 is implemented by a programmable circuit, and is used to map the second part of the multiple internal fun...
Embodiment 3
[0039] In this embodiment, a chip pin multiplexing method is also provided, which includes:
[0040] A pin redefinition module is set between the internal function interface of the chip and the external common pins of the chip, and the pin redefinition module maps the internal function interface to the Chip general pin. The pin redefinition module is realized by a programmable circuit, preferably, by an eFPGA.
[0041] In summary, the present invention integrates a pin redefinition module in the chip. The circuit of the pin redefinition module can be reprogrammed, and different chip pin redefinition circuits can be realized according to the configuration files loaded. The functional interface of the module can be arbitrarily connected to each general-purpose pin of the chip through pin redefinition, realizing the arbitrary function multiplexing of each pin, which can not only meet the application requirements of typical products, but also meet the complex special products Ap...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com