Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Collaborative simulation accelerator based on FPGA and simulation system and method

A co-simulation and accelerator technology, which is applied in the direction of instruments, special data processing applications, electrical digital data processing, etc., can solve the problems of hours, days or even weeks, reduced product market competitiveness, and extended R&D cycle. , to achieve the effect of speeding up the market, shortening the R&D cycle, and making upgrades easy

Inactive Publication Date: 2018-01-09
杨宇翔
View PDF4 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This traditional simulation method is a pure software simulation method. Since the calculation of the entire simulation process is completed by the central processing unit of the computer or server, the simulation speed is extremely slow and time-consuming, especially in the later stage of design, and regression is required. During the test, the scale of the circuit is huge and there are many simulation scenarios. It takes hours, days or even weeks to use the traditional software simulation method, which leads to a greatly extended product development cycle and a relatively sharp increase in research and development costs, which ultimately reduces the Product market competitiveness

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Collaborative simulation accelerator based on FPGA and simulation system and method
  • Collaborative simulation accelerator based on FPGA and simulation system and method
  • Collaborative simulation accelerator based on FPGA and simulation system and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0027] The embodiment of the present invention provides a kind of co-simulation accelerator based on FPGA, comprises FPGA chip 11, DDR storage chip 12, connection interface 13 and power supply module 14, and described DDR storage chip 12 and connection interface 13 all lead with FPGA chip 11 connected, the input end of the power supply module 14 is electrically connected to the connection interface 13, and the output end is electrically connected to the DDR memory chip 12 and the FPGA chip 11; wherein, the FPGA chip 11 can adopt the Virtex-7 series FPGA chip of Xilinx Company , is mainly used for w...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a collaborative simulation accelerator based on FPGA. The collaborative simulation accelerator includes an FPGA chip, a DDR memory chip, a connection interface, and a power module; the FPGA chip can be used for writing a tested object, carrying out operations on a circuit function part of the tested object, and verifying whether or not the circuit function part meets a design expectation in a simulation; the DDR memory chip is used for buffering the data information of the functional part of the circuit of the tested object in an operation process and the data information for carrying out an simulation data interaction with a simulation computer; the connection interface is used for connecting with the simulation computer and for carrying out the simulating data interaction; the power module is used for delivering power supply to the FPGA chip and the DDR memory chip after processing an input power of the connection interface. The collaborative simulation accelerator can interact with a simulation software of the simulation computer for data interaction and collaborative operation, a simulation operation task is completed by working together, the simulation speed and efficiency are high, the simulation time is very short, the accelerator is simple in structure, small in volume, easy to produce and process, and low in cost.

Description

【Technical field】 [0001] The invention belongs to the technical field of circuit function simulation, and in particular relates to an FPGA-based collaborative simulation accelerator, a simulation system and a method. 【Background technique】 [0002] At present, in the design of chips / programmable logic devices, when performing functional simulation on circuits, the existing traditional method is to use simulation software (such as Modelsim, Questasim, VCS, NC_Sim, Active-HDL, etc.) on a computer (PC) Or perform software simulation on the server (server). This traditional simulation method is a pure software simulation method. Since the calculation of the entire simulation process is completed by the central processing unit of the computer or server, the simulation speed is extremely slow and time-consuming, especially in the later stage of design, and regression is required. During the test, the circuit scale is huge and there are many simulation scenarios. It takes hours, d...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
Inventor 杨宇翔
Owner 杨宇翔
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products