Serial bus bridging method and serial bus system

Abstract

The invention discloses a serial bus bridging method and a serial bus system. The method comprises the steps that when a master controller accesses a serial peripheral interface host device, a CPLD detects a CS signal and a CLK signal of the serial peripheral interface host device; when it is detected that the CS signal is valid, the CPLD sends an IRQ interrupt signal to the master controller to drive the master controller to write to-be-sent data into a transmitter register; the to-be-sent data is sent to the serial peripheral interface host device piece by piece every time a rising edge is detected; after sending of the to-be-sent data is completed, an IRQ interrupt signal is sent to the master controller to drive the master controller to write a next piece of to-be-sent data into the transmitter register; and the steps are repeated till it is detected that the CS signal is invalid. According to the serial bus bridging method and the serial bus system, communication between host devices is realized through CPLD switchover, transmission efficiency is high, and reliability is stable.

Description

technical field [0001] The invention relates to the technical field of serial bus, in particular to a serial bus bridging method and a serial bus system. Background technique [0002] Serial peripheral buses are widely used in embedded devices, and are generally used for communication of slow devices, with clock frequencies generally below a few megahertz. The serial peripheral bus system is divided into a master device and a slave device for point-to-point communication. The master device generates a clock signal, and the slave device uses the clock of the master device to send and receive data. The host is an embedded master CPU, and the slaves are other peripheral chips. [0003] However, when the device connected to the master CPU through the serial peripheral interface can only be the master device, the master CPU can only be the slave device. However, the existing main control CPU generally does not support the slave device mode, and the IO pins of the main control C...

AI Technical Summary

Problems solved by technology

[0003] However, when the device connected to the master CPU through the serial peripheral interface can only be the master device, the master CPU can only be the slave device

However, the existing main control CPU generally does not support the slave device mode, and the IO pins of the main control CPU may be occupied and cannot realize the slave device function

Images