A dual power supply and power-off sequence control device and method
A technology of dual power supply and timing control, which is applied in the direction of electrical program control, sequence/logic controller program control, etc., can solve problems such as CMOS device latch-up, damage to acquisition terminal equipment, etc., and achieve the effect of ensuring accuracy
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0029] The present invention will be described below in conjunction with the accompanying drawings.
[0030]The invention discloses a dual power supply and power-off sequence control device, the preferred structure of which is as follows figure 1 As shown, it includes PMOS field effect transistor M1, NMOS field effect transistor M2, first NPN transistor Q1, PNP transistor Q2, second NPN transistor Q3, first resistor R1, second resistor R2, first capacitor C1, second capacitor C2, the third capacitor C3 and the fourth capacitor C4, the PMOS field effect transistor M1 is the control main switch of the positive power supply (+6V), the source of the PMOS field effect transistor M1 is connected to the positive power supply, and the gate is connected to the first NPN transistor Q1 The collector and the drain are connected to the positive power supply output; the NMOS field effect transistor M2 is the control main switch of the negative power supply (-6V), the source of the NMOS fiel...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com