Parametric universal FIFO control method

A control method and parameterized technology, applied in data conversion, electrical digital data processing, instruments, etc., can solve the problems of resource waste, hidden danger of metastability, loss of Gray code, etc.

Active Publication Date: 2013-10-30
西安翔腾微电子科技有限公司
View PDF3 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

According to different requirements and application environments, FIFOs may have different depths, different data bit widths, different read and write clock relationships, different empty and full indication methods, etc., usually need to be designed several times according to requirements, and asynchronous FIFOs generally Gray codes are used to compare the read and write addresses, which leads to the fact that if the FIFO depth is not a power of 2, when the read and write

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Parametric universal FIFO control method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0075]The parameterized general-purpose FIFO control circuit and implementation method disclosed in the present invention can realize internal address generation, read-write pointers necessary for synchronous FIFO or asynchronous FIFO according to preset static input parameters such as depth and programming full threshold by means of pre-compilation. Control circuit, empty and full sign and other control circuits can be connected to the corresponding dual-port memory externally to form a FIFO that completes the function.

[0076] This circuit structure and implementation method can realize synchronous FIFO or asynchronous FIFO necessary internal address generation, read and write pointer control, empty and full flag, etc. in addition to the storage body by means of pre-compilation, according to the preset static input parameters such as depth and programming full threshold. all control circuits.

[0077] The static input parameters of the parameterized general-purpose FIFO con...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a parametric universal FIFO control method. The method includes the steps; 1, static input parameters are input to a universal FIFO control circuit; 2, internal variables required to implement the FIFO control circuit are obtained according to the static input parameters; 3, the required universal FIFO control circuit is achieved according to the internal variables generated in the step 2 and required by the FIFO control circuit. The preset parameter precompiling means has the advantages that the means can be reused in all designs requiring FIFO, and multiple designing is avoided; 'section Gray encoding' is utilized, namely a fixed incremental value is centrally added to read and write addresses, and accordingly the maximum and minimum binary Gray code converted from the incremental value is provided with different numerical sections under only one bit; Gray code transform is applied to the code, so that the depth can be any even.

Description

technical field [0001] The invention belongs to the technical field of computer hardware and relates to a circuit control method, in particular to a parameterized general FIFO control method. Background technique [0002] FIFO (First-In, First-out), that is, first-in-first-out memory, is divided into synchronous FIFO and asynchronous FIFO. It is a circuit device commonly used for data caching, and can be applied to high-speed data acquisition, multiprocessor interface and communication. Various fields such as high-speed buffering in According to different requirements and application environments, FIFOs may have different depths, different data bit widths, different read and write clock relationships, different empty and full indication methods, etc., usually need to be designed several times according to requirements, and asynchronous FIFOs generally Gray codes are used to compare the read and write addresses, which leads to the fact that if the FIFO depth is not a power o...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F5/06
Inventor 田泽杨海波蔡叶芳郭蒙李攀廖寅龙张玲
Owner 西安翔腾微电子科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products