Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Charge pump circuit of EEPROM (Electrically Erasable Programmable Read-Only Memory) used for passive UHF RFID (Ultra High Frequency Radio Frequency Identification Device) chip

A charge pump and circuit technology, applied in the field of microelectronics, can solve the problems of increasing chip area or power consumption, not meeting the application requirements of passive ultra-high frequency radio frequency identification UHFRFID, etc., to reduce peak power consumption and total power consumption, meet the The effect of application requirements

Inactive Publication Date: 2012-11-14
XIDIAN UNIV
View PDF4 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] From the above analysis, it can be seen that the above three solutions will lead to an increase in chip area or power consumption, and none of them can meet the application requirements of passive UHF RFID.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Charge pump circuit of EEPROM (Electrically Erasable Programmable Read-Only Memory) used for passive UHF RFID (Ultra High Frequency Radio Frequency Identification Device) chip
  • Charge pump circuit of EEPROM (Electrically Erasable Programmable Read-Only Memory) used for passive UHF RFID (Ultra High Frequency Radio Frequency Identification Device) chip
  • Charge pump circuit of EEPROM (Electrically Erasable Programmable Read-Only Memory) used for passive UHF RFID (Ultra High Frequency Radio Frequency Identification Device) chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] The present invention will be described in detail below in conjunction with the accompanying drawings and examples.

[0033] refer to figure 1 , the traditional CTS charge pump consists of 2n stages of the same CTS charge pump unit and the output stage in series, wherein: the charge pump units of odd stages are connected to the first non-overlapping clock signal clk_bar at the same time, and the charge pump units of even stages are connected to the second non-overlapping clock signal at the same time. Overlapping clock signal clk. After the CTS charge pump starts to work, the bidirectional non-overlapping clock signals clk_bar and clk are valid at the same time, and each stage of the CTS charge pump starts to work at the same time. Therefore, during the power-on period of the charge pump circuit, all capacitors in the circuit, including parasitic Capacitor charging, and the sum of these capacitors will exceed 30pF. To fully charge a large capacitor of about 30pF in a s...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a charge pump circuit of an EEPROM (Electrically Erasable Programmable Read-Only Memory) used for a passive UHF RFID (Ultra High Frequency Radio Frequency Identification Device) chip, which mainly solves the problem that the power consumption is overlarge during the charging period of the charge pump circuit of a conventional EEPROM. The charge pump circuit consists of a bi-phase non-overlapping clock generating circuit (201), a digital circuit (202), a control logic circuit (203) and a main charge pump (204), wherein the bi-phase non-overlapping clock generating circuit, the digital circuit and the control logic circuit convert input signals into n+2 bit clock signals which are fed into a main charge pump, the minus end of a capacitor C of an odd level unit of the charge pump is connected with a clk_bar; the minus end of a capacitor C of an even level unit of the charge pump is connected with clock control signals clk_2, clk_4,..., and clk_2n; and the minus end of an output level capacitor CL is connected with clock signals clk-L; an ith clock signal clk_2i delays for delta t compared with an i-1 clock signal clk_2, wherein i=1, 2,..., n, and then the effective clock signals are output, so that during the charging period, all the capacitors are charged simultaneously, and the charge pump circuit has the advantages of low power consumption during the charging period.

Description

technical field [0001] The invention belongs to the technical field of microelectronics, and relates to an electrically erasable programmable read-only memory (EEPROM) of a semiconductor integrated circuit, which can be used in passive ultra-high frequency radio frequency identification (UHF) RFID tag chip circuits. Background technique [0002] With the continuous deepening of research on passive UHF RFID tag chips, many original technical problems have been overcome. However, EEPROM, which is the mainstream storage unit and memory of UHF RFID tag chips, is still difficult due to its special process and design complexity. Restricting the progress of passive UHF RFID, especially the high-voltage generation circuit of EEPROM, has always been the bottleneck restricting the research and practical application of passive UHF RFID. [0003] The basic principle of the EEPROM high-voltage generation circuit is the Dickson charge pump. At present, many mature, high-efficiency, low-po...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H02M3/07
Inventor 庄奕琪杜永乾李小明任小娇
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products