Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Synchronization method for single carrier frequency domain equalization system and realization circuit thereof

A single-carrier frequency domain, equalization system technology, applied in multi-frequency code systems, baseband system components, shaping networks in transmitters/receivers, etc., can solve signal timing drift, decision interference, and affect the performance of synchronization, etc. problem, to achieve the effect of concise and concise frame structure, lightening the burden, and improving the data transmission rate

Inactive Publication Date: 2012-07-18
东南大学无锡分校
View PDF3 Cites 21 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

For the phase deviation of the sampling clock, after being transformed into the frequency domain by FFT, it is equivalent to the phase rotation of each symbol, which is multiplicative interference, which can be corrected by frequency domain equalization; the frequency deviation of the sampling clock is transformed into the frequency domain It is equivalent to the introduction of inter-carrier interference, which cannot be compensated by frequency domain equalization. Moreover, the signal after IFFT transformation back to the time domain also has bit synchronization errors, which greatly interferes with the decision.
In addition, the frequency offset (frequency offset) of the sampling clock will also cause the timing drift of the signal, affecting the performance of synchronization

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Synchronization method for single carrier frequency domain equalization system and realization circuit thereof
  • Synchronization method for single carrier frequency domain equalization system and realization circuit thereof
  • Synchronization method for single carrier frequency domain equalization system and realization circuit thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] specific implementation plan

[0028] A synchronization method in a single carrier frequency domain equalization (SC-FDE) system, which divides the preamble of the frame structure in the single carrier frequency domain equalization system into three training sequences TS1, TS2 and TS3;

[0029] Each training sequence is composed of different training words, which is a sequence known by both the sending end and the receiving end. It is less affected by noise and frequency offset, that is, frequency offset, and is suitable for synchronization and channel estimation algorithms;

[0030] The first training sequence TS1 is composed of a series of repeated short training words UW, which is used for frame arrival detection, coarse sampling synchronization and coarse carrier frequency offset estimation; the second training sequence TS2 is used for bit synchronization; the third training sequence TS3 consists of two identical training words for fine carrier frequency offset esti...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a synchronization method for a single carrier frequency domain equalization system, which comprises a multiplex technique and a bit synchronization method based on training characters. According to the method, three training characters are added at a frame head and used for completing various types of synchronization and signaling estimation algorithm, so that the load of the frame head is lowered, and effective transmission rate of data is improved. The invention discloses bit synchronization algorithm, and the algorithm is divided into an initial synchronism and accurate synchronization, after the range of the initial synchronism is confirmed, an accurate synchronization position is found out in the range by adopting accurate synchronization method, compared with a conventional bit synchronization method, other peak value of the algorithm can not exist out the range of the initial synchronization, and the algorithm has more accurate bit synchronization position judegement ability and has more high working efficiency.

Description

technical field [0001] The present invention relates to the field of wireless communication, such as wireless sensor network, broadband wireless communication system, etc., and in particular to a synchronization method based on Single Carrier System with Frequency Domain Equalization (SC-FDE) technology. Background technique [0002] Wireless communication has experienced rapid development from analog communication to digital communication, from FDMA to CDMA, and is an industry with the fastest technology update and the largest market capacity. With the development of wireless communication today, more and more services have put forward higher and higher requirements for data transmission rate, and the severe shortage of spectrum resources has increasingly become a bottleneck restricting the development of wireless communication. Although the second-generation mobile communication can be thousands of times faster than the existing transmission rate, it still cannot meet the ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L25/03H04L25/02H04L27/26
Inventor 时龙兴张萌宗倩周应栋王喆田茜刘昊叶将
Owner 东南大学无锡分校
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products