Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Software and hardware cooperating simulation platform based on network

A software-hardware collaboration and simulation platform technology, applied in special data processing applications, instruments, electrical digital data processing, etc., can solve the problems of lack of diversity of system flexibility and simulation methods, achieve good user operation and user interface, reduce occupation Effect

Inactive Publication Date: 2008-05-07
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF0 Cites 20 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The implementation methods of various co-simulation technologies proposed now mainly focus on improving the efficiency of simulation, but lack support in terms of system flexibility, occupation of hardware resources, and diversity of simulation methods.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Software and hardware cooperating simulation platform based on network
  • Software and hardware cooperating simulation platform based on network

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0016] The invention is a network-based software and hardware co-simulation platform. Now, a specific implementation of the software-hardware co-simulation platform of the present invention will be described in conjunction with the accompanying drawings.

[0017] Fig. 1 shows the composition diagram of the system of the present invention. The system consists of three parts: PC terminal 101 , debugger 102 and target board 103 . The user completes the design of the DUT on the PC terminal 101 . Since the DUT module must rely on the support of the co-simulation interface module 108 to receive the excitation signal and return the response signal, the user DUT module 107 must synthesize, layout and route together with the co-simulation interface module 108 to generate the FPGA configuration file. The configuration file is downloaded to the target FPGA 106 of the target board 103 through the debugger 102 via the JTAG interface 110 . Both the excitation signal vectors in the Vector...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for realizing software and hardware co-simulation platform based on network, belonging to the technical field of SOC simulation and verification, which comprises a PC terminal for running the software part, a target board for simulating the hardware part, and a debugger for connecting the PC terminal and the target board mutually. The invention has the advantages that the simulation support to Vector mode and Co-simulation mode can be realized on a unitive multi-mode simulation system; the occupation on I / O resources is reduced greatly due to the communication between the debugger and the target board adopting serial-parallel conversion method; and the software part is communicated with the hardware part via Ethernet to support remote co-simulation.

Description

technical field [0001] The invention belongs to the technical field of functional simulation of integrated circuit chips, in particular to software and hardware co-simulation and verification technology. Background technique [0002] System-on-chip (SOC) design has developed rapidly in recent years. The biggest difference between it and ASIC is that in addition to a large number of hardware modules, it also contains a large number of software, such as operating systems, drivers, communication protocols, and various applications. Its design complexity is much higher than that of traditional integrated circuit chips. Therefore, the simulation of the SOC chip becomes very difficult, [0003] It is not only necessary to simulate the hardware part of the system, but also to simulate the software part, that is, to carry out software and hardware co-simulation. [0004] Software-hardware co-simulation technology divides a complex SOC design according to IP modules, uses module-ba...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
Inventor 凌翔胡剑浩巫世弘李忠琦岳旸陈庚生白海
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com