A fpga efficient rule matching method and terminal

A matching method and rule technology, applied in transmission systems, electrical components, etc., can solve problems such as hash conflicts, identical hash values, and different inputs

Active Publication Date: 2021-03-09
TAIZHOU YUNYONG ELECTRONICS
View PDF11 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, when the keyword string matched by the rule is used for hash operation, there will be a situation where the input is different but the hash value is the same, which is called a hash conflict.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A fpga efficient rule matching method and terminal
  • A fpga efficient rule matching method and terminal

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0062] Such as figure 1 As shown, an FPGA efficient rule matching method includes the following steps:

[0063] Step 1. Parse the message

[0064] The message parser 1 parses the message from Ethernet, and extracts the source MAC address, destination MAC address, source IP address, destination IP address, source port number, destination port number, etc. in the message as information to be matched, And the information of the item to be matched is output to the cache queue 2 of the item to be matched, and at the same time, the message is output to the message cache queue 10;

[0065] Step 2. Output the keyword string and matching items used for hashing:

[0066] Described to-be-matched item cache queue 2 outputs keyword string to first hash operator 3, is used for hash operation, and described to-be-matched item information is exported to matching item comparator 9; Described keyword string is One piece of matching item information or a combination of multiple matching item in...

Embodiment 2

[0088] Such as Figure 1-2 As shown, an FPGA efficient rule matching terminal includes a memory, and the memory stores a plurality of instructions, and the instructions are suitable for loading and executing by the FPGA processor, and the execution steps are as follows:

[0089] Step 1. Parse the message

[0090] The message parser 1 parses the message from Ethernet, and extracts the source MAC address, destination MAC address, source IP address, destination IP address, source port number, destination port number, etc. in the message as information to be matched, And the information of the item to be matched is output to the cache queue 2 of the item to be matched, and at the same time, the message is output to the message cache queue 10;

[0091] Step 2. Output the key string and matches for the hash operation

[0092] Described to-be-matched item cache queue 2 outputs keyword string to first hash operator 3, is used for hash operation, and described to-be-matched item info...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an efficient rule matching method for an FPGA. Filtering the message at a linear speed by using fixed group delay; adding a numerical value to the keyword string of the hash conflict; hash operation is carried out again to solve the Hash conflict problem. The data read from the result of the first hash operation is used as a numerical value C or 0; and after adding the keyword string, carrying out hash operation again, comparing the data read by the result of the second hash operation with the index address of the matching rule, discarding the message which does not meet the requirement in the message cache queue according to the matching result, and outputting the message which meets the requirement, thereby realizing accurate filtering output of the message.

Description

technical field [0001] The invention relates to the technical field of message filtering, in particular to an FPGA efficient rule matching method and a terminal thereof. Background technique [0002] Ethernet firewalls implement packet filtering through rule matching, and the implementation method of rule matching determines the efficiency of packet filtering and packet group delay. However, when the hash operation is performed with the keyword string matched by the rule, there will be a situation where the input is different but the hash value is the same, which is called a hash collision. For example, when two different messages are hashed, they will get the same value, which will mistakenly filter out the messages that do not need to be filtered. Therefore, how to solve the problem of hash conflicts is the key to realize message filtering technical problem. Contents of the invention [0003] The purpose of the present invention is to solve the above existing technical...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H04L29/06
CPCH04L63/0227H04L63/0236H04L63/0245H04L63/0263
Inventor 肖相生高渊李占才刘杨赵丰
Owner TAIZHOU YUNYONG ELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products