Mask plate and manufacture method of array base plate
一种阵列基板、制作方法的技术,应用在阵列基板的制作领域,能够解决显影速度和蚀刻速度慢、电阻变小、增大等问题,达到消除显示不均匀现象、减小电阻差的效果
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0023] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.
[0024] Please also refer to image 3 and Figure 4 , image 3 It is a structural schematic diagram of an embodiment of the mask plate of the present invention. Figure 4 yes image 3 A zoomed-in schematic of a fan-out die line on the mask shown.
[0025] The mask plate 30 is used for making fan-out leads in the non-active display area on the array substrate. The mask plate 30 includes a fan-out lead pattern 31, and the fan-out lead pattern 31 corresponds ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com