Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Fixed Polarity Switching Method for Digital Circuit Design

A fixed polarity conversion, digital circuit technology, applied in the direction of electrical digital data processing, calculation, special data processing applications, etc., can solve problems such as not considering irrelevant items

Active Publication Date: 2016-01-20
NINGBO UNIV
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the above two polarity conversion methods do not consider the irrelevant items that may exist in the SOP expansion

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Fixed Polarity Switching Method for Digital Circuit Design
  • A Fixed Polarity Switching Method for Digital Circuit Design
  • A Fixed Polarity Switching Method for Digital Circuit Design

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0033] Example: A fixed polarity conversion method for digital circuit design. Firstly, read in the SOP expansion of the Boolean logic function containing irrelevant items; then use the fast list technology to establish the minimum item index table and the irrelevant item index table respectively; and finally Search for the best irrelevant terms, select appropriate irrelevant terms and write them into the FPRM functional formula, and get the FPRM expansion with the least relevant terms; the specific process is as follows:

[0034] ①Read in the Boolean circuit, and express the SOP expansion of the Boolean logic function containing irrelevant terms as: f ( x n - 1 , x n - 2 , . . . , x c , . . . , x 0 ) = X i = 0 2 n - 1 a i m i + X i = 0 2 n - 1 d i m i , Where ∑ is the OR operator and n is the function f(x n-1 ,x n-2 ,...,x c ,..., x 0 ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a fixed polarity conversion method for design of a digital circuit. The method comprises the following steps of: firstly reading in an SOP (Sum-of-Products) expansion of a Boolean logic function containing irrelative items; respectively establishing a minterm index table and an irrelative item index table by utilizing a quick list technology; and finally, searching the optimal irrelative item for choice, selecting an appropriate irrelative item to be read in an FPRM (Fixed Polarity Reed Muller) functional expression to obtain an FPRM expansion with lest and items. The method has the advantages that the conversion of fixed polarity from the SOP expansion of the Boolean logic function containing the irrelative items to an RM expansion in the design process of the digital circuit is realized; through the test of ten 10 MCNC (microelectronics center of north carolina) Benchmark circuits, the result shows that: compared with the fixed polarity conversion method which does not consider the irrelative items, the method has the advantages that the FPRM expansion can be effectively simplified, and the RM logic circuit with smaller area, lower power consumption and faster speed is obtained.

Description

Technical field [0001] The present invention relates to the technical field of digital circuit design, and in particular to a fixed polarity conversion method for digital circuit design. The method is mainly aimed at RM logic functions containing irrelevant items. Background technique [0002] Digital circuits are generally implemented using AND / OR / NOT (and / or / not) to form a complete set of Boolean logic. However, some circuits, such as arithmetic circuits, communication circuits, and parity check circuits, have significant advantages in terms of area, power consumption, and speed when implemented with RM (Reed-Muller) logic. In addition, digital circuits implemented with RM logic also show better testability. RM logic is mainly composed of XNOR / OR (same or / or) or XOR / AND (exclusive or / and) operations. FPRM (fixed polarity Reed Muller) expansion is an important RM logic expansion. [0003] The FPRM expansion can be obtained from the Boolean logic SOP (Sum-of-Products) expansion b...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
Inventor 汪鹏君汪迪生蒋志迪孙飞
Owner NINGBO UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com