Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Interrupt handling method, interrupt controller and processor

A processing method and processor technology, applied in the direction of electrical digital data processing, instruments, etc., can solve the problem of large software overhead, and achieve the effect of small software overhead and reduced software overhead.

Inactive Publication Date: 2012-09-12
HUAWEI TECH CO LTD
View PDF3 Cites 22 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Traditional interrupt response is performed by the processor, and its software overhead is large

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Interrupt handling method, interrupt controller and processor
  • Interrupt handling method, interrupt controller and processor
  • Interrupt handling method, interrupt controller and processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment approach

[0091] Based on the above, an implementation manner of step 503 includes:

[0092] The first grouping module divides each interrupt in the first interrupt group into different queues according to the interrupt response unit corresponding to each interrupt in the first interrupt group (that is, whether each interrupt is output to the processor, accelerator or DMA, etc.). Wherein, a queue corresponds to an interrupt response unit. If the interrupts in the first interrupt group correspond to interrupt response units as processors and accelerators, the first grouping module may divide the interrupts in the first interrupt group into two queues, which are processor queues and accelerator queues. After the interrupts in the first interrupt group are divided into different queues, the first grouping module outputs the interrupt status of the current highest priority interrupt in each queue to the status queue corresponding to the queue in the interrupt controller according to the pri...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an interrupt handling method, an interrupt controller and a processor. The interrupt handling method includes that the interrupt controller converts interruption of an interrupt source into an interrupt message according to interrupt conversion message information, then the interrupt message is sent to an interrupt response unit, and the interrupt response unit at least comprises one of the processor, an accelerator, a direct memory access (DMA) and a trace unit. The interrupt response unit conducts interrupt response according to the interrupt message. The interrupt controller outputs the interrupt message to all interrupt response units through an interrupt conversion message, software overhead consumed by the interrupt response is reduced.

Description

technical field [0001] The invention relates to processor technology, in particular to an interrupt processing method, an interrupt controller and a processor. Background technique [0002] The development of multi-core technology makes the processor system more and more complex, and there are more and more event interactions between modules in the processor. Interrupt controller is a commonly used event (mainly interrupt) forwarding processing module in the processor, and its processing efficiency affects the efficiency of event interaction in the entire processor. Therefore, objectively, the processor needs a high-efficiency interrupt control device. [0003] Currently, the interrupt control architecture in multi-core processors is inherited and evolved from single-core processors. figure 1 It is a structural schematic diagram of a multi-core processor in the prior art. Such as figure 1 As shown, the multi-core processor includes: N processors, M hardware accelerators,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/24
Inventor 杜学峰
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com