Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Testing method of digital protection tester with fault data model base for protection testing

A technology of fault data and testing methods, applied in the direction of electrical digital data processing, special data processing applications, instruments, etc., can solve problems such as protection malfunctions, problems that have occurred or are very likely to occur, and that the time is not long

Active Publication Date: 2013-08-07
STATE GRID SICHUAN ELECTRIC POWER CORP ELECTRIC POWER RES INST +1
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In field applications, there have been accidents such as "flying spots" generated by sampling data leading to protection malfunctions
[0003] At present, digital protection tester products for digital protection device debugging have not been put into the market for a long time, and their functions are not perfect. Their function settings are mostly copied from analog protection testers. Analog quantity, without considering or unable to test and evaluate the digital protection device by simulating or reproducing the abnormal and faulty behavior of the data source or optical fiber network, and these abnormal and faulty behaviors usually have occurred or are very likely to occur in engineering applications

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Testing method of digital protection tester with fault data model base for protection testing
  • Testing method of digital protection tester with fault data model base for protection testing
  • Testing method of digital protection tester with fault data model base for protection testing

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0035] The function definitions of the front panel and rear panel of the digital protection tester are shown in the table below:

[0036] Terminal function definition table on the front and rear panels of the device

[0037]

[0038]

[0039] Hardware composition:

[0040] The tester uses 32-bit embedded ARM (Advanced RISC Machines) and digital signal processor (DSP) to realize Ethernet communication function and efficient and fast data processing function, field programmable gate array FPGA (Field Programmable Gate Array) controls FT3 report Text output and optical B code reception, hardware composition see figure 1 .

[0041] The tester ARM uses 10 / 100M Ethernet port to connect with the upper computer, and uses optical fiber Ethernet to output data packets to the digital protection device under test. There are 8 switch input ports and 4 switch output ports designed on the tester panel. When the protected outlet circuit under test adopts hard wiring, eight pairs of ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a digital protection tester with a fault data model base for protection testing, comprising an ARM (Advanced RISC Machines) processor, a DSP (digital signal processor), 8 inputs and 4 outputs, a FT3 plate, and a GPS (global positioning system) interface, wherein the ARM processor is connected with a host computer through an Ethernet interface, and are respectively connected three optical interfaces (A,B, C) to output data messages to a digital protection device to be tested through the Ethernet; the DSP is connected with the ARM processor through an HPI (hardware platform interface); the 8 input paths and 4 output paths are hung an external parallel I / O bus of the DSP; the FT3 plate is hung on the external parallel I / O bus of the DSP; the FT3 plate on an FPGA (Field Programmable Gate Array) has 12 weak signal output terminals and 3 groups of message output terminals and optical B-code interfaces meeting the standard of IEC60044-8; and the GPS interface is connected with the ARM processor; and the digital protection tester also has an abnormal data restoration and reproduction device. The digital protection tester can determine the effectiveness of the malfunction prevention measures of the digital protection device according to the fault data model base, thereby perfecting the performance of the digital protection device.

Description

technical field [0001] The invention relates to an instrument and equipment for testing digital protection devices, especially with a fault data model library for protection testing. An instrument for evaluating and testing the anti-misoperation and blocking capabilities of digital protection devices. Background technique [0002] The purpose of substation intelligence is to realize information sharing, and the communication network in the substation is the physical basis for information sharing, and its importance is self-evident. Relay protection equipment is the most important secondary system equipment, and its safety and reliability are the premise and basis for the safe and stable operation of the power grid. The information source of the digital protection equipment mainly comes from the merging unit and the intelligent terminal, and the information channel is the direct connection of the optical fiber or the optical fiber network. Once the data source (merging unit...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G01R31/00G06F17/30
Inventor 刘明忠向前姜振超
Owner STATE GRID SICHUAN ELECTRIC POWER CORP ELECTRIC POWER RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products