Method and device for reducing offset voltage of Hall integrated circuit

Abstract

A method for reducing the offset voltage of the Hall integrated circuit is to place the Hall cell array at the center of the chip, place other circuit devices serving the Hall cell around the Hall cell array, and connect the Hall cells in parallel. The periphery of each Hall cell is surrounded by isolation bands and epitaxial layers formed by heavy doping. The related device includes a semiconductor P-type base substrate, and a lightly doped semiconductor N-type epitaxial layer grown on the semiconductor P-type base substrate. There is also a heavily doped semiconductor P-type isolation zone on the semiconductor N-type epitaxial layer, which divides the semiconductor N-type epitaxial layer into at least three isolated Hall cells, and the Hall cells are symmetrically arranged in the center array. The invention can make the Hall device be affected by the stress and pressure of the edge of the chip to be consistent, so that the offset voltage of the Hall unit is less affected by other devices around the Hall unit, and the Hall unit is affected by the deviation of the manufacturing process Consistent, better matching.

Description

【Technical field】 [0001] The present invention relates to the improvement of semiconductor integrated circuits, especially Hall devices. More specifically, it relates to a layout design method and device for reducing the offset voltage of a Hall device integrated in an integrated circuit. 【Background technique】 [0002] Hall devices based on the principle of the Hall effect are mainly used as magnetic sensors. As we all know, the advantage of Hall devices made of silicon materials is that their manufacturing technology is compatible with microelectronic integrated circuit technology, and can be combined with various protection circuits (such as adjustment, compensation and protection circuits) and signal processing circuits (such as amplifiers, Schmitt trigger, band-pass filter and output circuit) etc. are integrated together to form various functional circuits, realizing mass production and greatly reducing production costs; output signals can be directly used by computers...

AI Technical Summary

Problems solved by technology

But in practice even with the figure 2 The layout design of the symmetrical array Hall cell still has some factors that cause the offset voltage to be unpredictable and controllable

Images