Timing Receiver Hardware Delay Calibration Method and System Based on Clock Compensation

A technology of hardware delay and calibration method, which is applied in the field of global navigation satellite systems, can solve problems such as insufficient hardware delay calibration accuracy, and achieve the effects of avoiding the influence of atmospheric errors, improving clock error accuracy, and improving calibration accuracy

Active Publication Date: 2022-03-04
WUHAN UNIV
View PDF9 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Aiming at the problem of insufficient accuracy of the traditional hardware delay calibration method, the present invention provides a hardware delay calibration method based on the clock error compensation of the timing receiver, which is suitable for the timing receiver whose observation value extraction time is synchronized with 1PPS

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Timing Receiver Hardware Delay Calibration Method and System Based on Clock Compensation
  • Timing Receiver Hardware Delay Calibration Method and System Based on Clock Compensation
  • Timing Receiver Hardware Delay Calibration Method and System Based on Clock Compensation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0046] One, at first introduce the method principle of the present invention in conjunction with accompanying drawing.

[0047] Such as figure 1 , for a timing receiver whose observation value extraction time is synchronized with 1PPS, a typical signal processing process: the satellite navigation signal 106 is first down-converted, filtered and sampled by the RF front-end 107 to obtain a digital intermediate frequency signal 104, and then the baseband processing module 101 performs a digital intermediate frequency signal 104 The signal is captured and tracked, and the observation value and ephemeris 102 are output. After the clock difference estimation module 103 is positioned and solved, the clock difference 105 of the timing receiver is obtained. The local clock 109 is adjusted according to the clock difference, and the local clock is fed back 108 to the satellite navigation signal. The receiving part forms a closed loop to keep the clock difference of the timing receiver at...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a timing receiver hardware delay calibration method and system based on clock error compensation. The method is suitable for a timing receiver whose observation value extraction time is synchronized with 1PPS. According to the signal processing process of the timing receiver, a timing receiver is proposed. The delay division method emphasizes that different frequency satellite signals produce different hardware delays. On this basis, an improved hardware delay measurement scheme based on clock offset compensation is proposed, and a common clock test system for timing receivers and satellite navigation signal simulators is built. High-rate high-precision oscilloscopes measure satellite navigation simulators, measure simulator delays, use carrier phase to smooth pseudo-ranges, and distinguish the frequencies of received satellite signals to resolve clock differences, thereby improving the accuracy of timing receiver hardware delay calibration.

Description

technical field [0001] The invention belongs to the technical field of global navigation satellite systems (Global Navigation Satellite System, GNSS), in particular to a hardware delay calibration method of a GNSS timing receiver based on clock error compensation. Background technique [0002] Many infrastructures in the fields of communication, electric power, finance, and national defense are based on time synchronization. Now more and more high-tech applications require higher and higher time synchronization accuracy. Time comparison using satellite navigation system (GNSS) can achieve nanosecond-level time synchronization accuracy, but usually only time comparison between two nodes can be performed, and the comparison results are lagging. This type of technology is mainly used by time-frequency The laboratory is used for time transfer, not suitable for large-scale use. Time synchronization through GNSS timing has the advantages of low cost, real-time, unlimited number o...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G01S19/23
CPCG01S19/235
Inventor 郭文飞朱萌萌谭俊雄雷阳牛小骥赵齐乐
Owner WUHAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap